

A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime

Vijay Kumar Sharma

To cite this article: Vijay Kumar Sharma (2021): A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime, Australian Journal of Electrical and Electronics Engineering, DOI: [10.1080/1448837X.2021.1966957](https://doi.org/10.1080/1448837X.2021.1966957)

To link to this article: <https://doi.org/10.1080/1448837X.2021.1966957>



Published online: 22 Aug 2021.



Submit your article to this journal [↗](#)



Article views: 13



View related articles [↗](#)



View Crossmark data [↗](#)

A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime

Vijay Kumar Sharma 

School Of Electronics & Communication Engineering, Shri Mata Vaishno Devi University, Katra-(India)

ABSTRACT

The battery-driven portable systems are the lifeline of the modern era. Very large-scale integration (VLSI) designers are continuously working to enhance the performance of the portable systems. The small size, fast response and high battery back-up are the prime factors for the portable systems. Scaling down of the metal oxide semiconductor field effect transistor (MOSFET) dimensions is mandatory to design the low size systems. The power supply and the threshold voltage must be scaled-down with each new technology node in order to maintain the performance of the devices. The scaling down of the threshold voltage of the device produces leakage current. The amount of the leakage current is large at integration level and harms the characteristics of the systems. Therefore, leakage current mitigation is needed especially at lower technology nodes to boost the battery back-up of the portable systems. Number of leakage reduction techniques are available at different abstraction levels. In this review paper, a systematic flow of the low power VLSI field is explored with the target of the different existing circuit level leakage reduction techniques. NAND3 gate is designed and simulated at 16 nm technology node by using the different existing leakage reduction techniques for the comparison purpose.

ARTICLE HISTORY

Received 8 February 2020
Accepted 8 August 2021

KEYWORDS

Low power VLSI; nanoscale regime; leakage power; CMOS; circuit level technique

1. Introduction

High-performance, low leakage integrated circuits (ICs) are the backbone of the electronic industry. Number of electronic devices are fabricated on a semiconductor wafer to form an IC. IC increases the functionality of the systems on a small wafer area (Sharma and Pattanaik 2016). Therefore, small size and fast response conditions for the electronic systems are achieved with the help of ICs. The area efficient IC needs the shrinking of the MOSFET size by a scaling factor so that large number of the devices can be integrated on a small area (Ferain, Colinge, and Colinge 2011; Ratnesh et al. 2021). The integration of the devices follows Moore's prediction where device density on an IC doubles after every two years without any cost penalty (Moore 1998).

The integration of the semiconductor devices on a small silicon wafer is possible only when the dimensions of the electronic devices are scaled-down. The power supply and the threshold voltage of the devices must be scaled-down for the lower technology nodes. Leakage current is inversely proportional to the threshold voltage. Scaling-down of the threshold voltage for the lower technology nodes produces large leakage current (Sharma and Pattanaik 2014; Gundu and Kursun 2021). Hence, the power dissipation of the devices is rising at lower technology nodes. 40% of the power consumption is dissipated as the leakage power for the processor designed at 65 nm (Bhunja and Mukhopadhyay 2011).

In nanoscale regime, leakage current is a challenging issue for the low power VLSI designers (Ahmad et al. 2017). Large leakage current changes the characteristics of the electronic systems and disturbs the reliability, the managing cost of the ICs (Shauly 2012; Mahmoud and Soin 2019). Hence, leakage current reduction is mandatorily needed in nanoscale regime. Low power VLSI is a key research area for the current electronic industry to explore the possible solutions for the large leakage current mitigation. The design of the low power VLSI circuits enhances the overall performance of the battery-driven portable systems such as laptop, mobile phone, portable medical equipment, calculator etc.

Complementary metal oxide semiconductor (CMOS) logic is commonly employed for the ICs because of numerous advantages as compared to other logics. The few key benefits of the CMOS logic are high noise immunity, low leakage power, easy fabrication, high device density, low complexity, full rail to rail output etc. CMOS logic comprises two power dissipation components: dynamic and static power dissipation. The current flows during the logic transitions is identified as dynamic current which originates dynamic power dissipation. Static current flows during the static logic levels and accumulates the static power dissipation. Dynamic power dissipation is the major part of the total power

dissipation when technology nodes are generally above 100 nm. But, present electronic industry is working for the below 100 nm technology nodes. Therefore, static or leakage power dissipation is the key part of the total power dissipation in below 100 nm technology nodes.

Low power VLSI designers are investigating the different options to minimise the leakage current in nanoscale regime because leakage current harms the reliability of the systems if it exceeds the expected level. The operation of the IC may be damaged if the amount of the leakage current is large. Large leakage current raises the heating issue which may damage the system's functions. So, leakage mitigation technique avoids the heating issue of the systems (Sharma and Pattanaik 2013). Low power VLSI design is the most demanded area for today's scenario to find the low leakage options. Many researchers are applying their innovative ideas for leakage reduction in nanoscale regime (Kumar and Tripathi 2021).

This review paper presents an extensive knowledge of the field of low power VLSI design. The need of the field, background of the field, development in the field and the future prospect of the field are comprehensively discussed. The comprehensive study of the existing leakage mitigation techniques at circuit level is provided. The general ideas of the different leakage reduction techniques are applied to simulate a NAND3 gate at 16 nm technology node for the comparison purpose.

The rest of the paper is organised as: the device scaling methods are explained in section 2. The various important leakage current components are given in section 3. Section 4 discusses the operation of the different leakage mitigation techniques. The comparative analysis among the techniques is presented in section 5. Finally, the paper is concluded in section 6.

2. Scaling methods for MOSFET

MOSFET scaling is the significant process to design the high-density ICs. G. E. Moore has predicted the nature of device density on the semiconductor wafer. The idea for the MOSFET scaling was proposed by Robert Dennard (Dennard et al. 1999; Ning 2007). The electronic industry achieves a lot because of the device scaling. The device scaling makes possible to generate the large number of functions on a small semiconductor wafer (Bohr and Young 2017). A MOSFET device has number of scalable parameters. Hence, all the horizontal and vertical dimensions of the MOSFET device are systematically scaled by a constant parameter. This constant parameter is termed as scaling factor and commonly represented as S . S must be greater than 1.

MOSFET scaling is not only increasing the device density on an IC but also decreases the propagation delay of the transistor. The scaling of the different device parameters causes to reduce the barrier potential

between the drain and the source terminals. It reduces the threshold voltage and hence the scaled MOSFET operates fast. So, device speed is improved for each new technology node generation (Kajal and Sharma 2021). The broad categories of the scaling methods are constant field and constant voltage scaling. These scaling methods are categorised on the basis of specific constant parameter value. The device characteristic behaves differently for the different scaling methods. Both types of the scaling methods have their merits and demerits. Both the scaling methods are briefly explained as:

2.1. Constant field

The internal electric field is the constant parameter in case of constant field scaling method. Hence, all the device dimensions are scaled by the factor S while forwarding the same internal electric field for the scaled devices. It is the widely used scaling method as compared to constant voltage because of numerous advantages such as unchanged power density, less power dissipation, less heating issue, low parasitic capacitances and performance improvement. Sometimes, constant field scaling is also called as full scaling (Stork 2007). Full scaling scales all the voltage levels of the device. It means threshold voltage is also scaled by the factor S . But, reduction in threshold voltage causes large sub-threshold leakage current (Frank et al. 2001). The full scaling of the important device parameters is presented in Table 1.

2.2. Constant voltage

All the voltage levels associated with the device are scaled by a factor S in full scaling method. Sometimes, it limits the operation of the complicated voltage levels specially in interface circuits. This is the limitation of the full scaling method. Constant voltage scaling overcomes this limitation by keeping the same voltage level for the scaled devices. In constant voltage scaling method, all the horizontal and vertical dimensions of the device are scaled by S while maintaining the constant value of the voltage levels. Table 1 shows the constant voltage scaling of the different important parameters. Few disadvantages of the constant voltage

Table 1. Scaled key device parameters.

Device parameter	Full scaling	Constant voltage scaling
Channel width	$1/S$	$1/S$
Channel length	$1/S$	$1/S$
Voltage level	$1/S$	1
Threshold voltage	$1/S$	1
Electric field	1	S
Doping for n-type and p-type	S	S^2
Gate oxide thickness	$1/S$	$1/S$
Oxide capacitance	S	S
Current	$1/S$	S
Power dissipation	$1/S^2$	S
Propagation delay	$1/S$	$1/S^2$
Power delay product	$1/S^3$	$1/S$
Power density	1	S^3

scaling method are high power density generation, which produces electro-migration, oxide breakdown, large power dissipation and hot-carrier degradation. The voltage level must be scaled for each new technology node to maintain the performance of the circuits. So, constant voltage scaling is rarely used below 800 nm technology nodes (Kursun and Friedman 2006).

The channel width, length, gate oxide thickness and oxide capacitance of the MOSFET device are scaled by the same scaling factor in both types of scaling methods. The charge-electric field equation is observed for the doping profiles and hence these are increasing in both scaling methods. Power delay product (PDP) is treated as figure of merit for the logic circuits. PDP has the least value in case of full scaling method. Hence, full scaling method is well balancing the trade-off between the power dissipation and speed which improves the overall characteristics of the logic circuits in nanoscale regime.

3. Parts of leakage current

The target of this review paper is to explore the different power saving methodologies in nanoscale regime. As static or leakage power dissipation is the dominant part of the total power dissipation in nanoscale regime so different leakage power saving schemes are discussed in this review paper. The Total power dissipation is the sum of the dynamic and static parts. Dynamic power dissipation associates switching and short-circuit power because both are related to the transition duration (Brzozowski and Kos 2008). The total power dissipation of the circuits is calculated as mentioned in equation 1.

$$P_{DISSIPATION} = P_{SWITCHING} + P_{SHORTCIRCUIT} + P_{LEAKAGE} \quad (1)$$

The charging and discharging of the load capacitance of the CMOS logic circuit produces switching power dissipation ($P_{SWITCHING}$). The charging and discharging of the load capacitance are depending on the primary inputs. If the primary inputs of the CMOS logic are in such a way that the pull-up network (PUN) and the pull-down network (PDN) of the CMOS logic conduct simultaneously then short-circuit power dissipation ($P_{SHORTCIRCUIT}$) is generated. The amount of $P_{SHORTCIRCUIT}$ is large for the large rise and fall times. $P_{LEAKAGE}$ is the product of power supply voltage and the leakage current. Leakage current is the addition of the number of leakage parts.

In nanoscale regime, MOSFET exhibits number of leakage parts. These leakage parts are depending on the different factors owing to geometrical structure and the operating environment. Figure 1 depicts the different leakage parts in NMOS device (Ekekwe and Etienne-Cummings 2006).

In Figure 1, I_{REV} is PN reverse bias current, I_{GIDL} is gate-induced drain leakage current, I_P is punch-through current, I_{SUB} is sub-threshold current, I_G is gate current and I_H is hot-carrier current.

The impact of these leakage parts is more in nanoscale regime. These leakage parts must be reduced for increasing the battery life of the portable electronic systems. I_{SUB} contributes huge leakage current as compared to the others. Therefore, low power VLSI researchers are primarily focusing for the I_{SUB} reduction. The briefs of the different leakage parts are also provided in this review paper so that new researchers may understand the low power VLSI field in a fast pace.

3.1. 3.1PNReverse bias current

The formation of the PN junctions between the diffused (N+) regions and the substrate (P) causes PN reverse bias current. It means I_{REV} depends on the areas of the diffused regions and minority charge carriers. Minority charge concentration gradient is mainly responsible for the tunnelling of the I_{REV} because it produces high electric field across the PN junction (Roy, Mukhopadhyay, and Mahmoodi-Meimand 2003).

3.2. GIDL current

In NMOS device, an accumulation of the holes in the channel region reduces the width of the depletion layer between the diffused region and the channel region. The application of the negative bias voltage at the gate terminal increases the accumulation of the holes in the channel region. If the power supply voltage is increased, then it further reduces the width of the depletion layer. For this type of the device setup, a leakage current path exists between the gate terminal and the substrate of the NMOS, which provides the path for the GIDL current. The main reason for this leakage part is minority charge carrier (Yuan et al. 2008). The mechanism of the GIDL is provided in Figure 2.




Figure 1. Leakage parts in NMOS device.




Figure 2. GIDL current path in NMOS device.

3.3. Punch-through current

Scaling is the chief process to enhance the performance of the devices for the advanced technology nodes. The scaling process scales the channel length with increased channel doping. It means the depletion layers of the source substrate and the drain substrate regions are possibly touching to each other. At this stage, I_p starts to flow (Roy, Mukhopadhyay, and Mahmoodi-Meimand 2003). I_p current is the function of the different MOSFET parameters which are presented in equation 2.

$$V_p \propto N_{SUB}(L - W_j)^3 \quad (2)$$

Where, V_p is the punch-through voltage, N_{SUB} is the substrate doping, L is the channel length and W_j is the junction width.

3.4. Sub-threshold current

Ideally, there is no current conduction when device is operating in off-state. Practically, small current conduction is present during the off-state of the devices. This current conduction is off-state current. For NMOS device, small current conduction is there even the gate voltage is less than the threshold voltage of the device. Therefore, this leakage part is also called as sub-threshold or weak inversion leakage current. This leakage part is the major part of the total leakage current and can't be ignored in nanoscale regime (Shauly 2012). Many researchers have been working to minimise this part as this is the key leakage part. The various device parameters can be used to mitigate this part. The expression for the sub-threshold current is given in equation 3.

$$I_{SUB} = \mu_0 C_{OX} \frac{w}{l} (m - 1) V_T^2 e^{\frac{(V_{GS} - V_{TH})}{mV_T}} \left(1 - e^{-\frac{V_{DS}}{V_T}}\right) \quad (3)$$

$$m = 1 + \frac{C_D}{C_{OX}} \quad (4)$$

$$V_T = \frac{kT}{q} \quad (5)$$

Where, μ_0 is the zero bias mobility, C_{OX} is the oxide capacitance, $\frac{w}{l}$ is the ratio of channel width to channel length, m is the sub-threshold swing factor, V_T is the thermal equivalent voltage, V_{GS} is the gate to source voltage, V_{TH} is the threshold voltage, V_{DS} is the drain to source voltage and C_D is the depletion capacitance.

Another important parameter to boost the drive current for a given off-state current is sub-threshold slope. It finds the relation between the off-state current and the input voltage. Sub-threshold slope is the way which stops the flow of current if V_{GS} is less than V_{TH} . Least value of the sub-threshold slope is desirable (Vaddi, Dasgupta, and Agarwal 2010). It is measured in mV/decade. Figure 3 represents the sub-threshold slope for the NMOS device.

The expression for the sub-threshold slope is given in equation 6.

$$Sub - threshold\ slope = 2.3 \frac{KT}{q} \left(1 + \frac{C_D}{C_{OX}}\right) \quad (6)$$

Therefore, sub-threshold slope can be controlled by managing the different parameters as shown in Figure 6.

3.5. Gate current

Device scaling process impacts the characteristics preferably in the nanoscale regime. The scaling of the device dimensions in nanoscale regime reduces the oxide thickness. Hence, current conduction is possible




Figure 3. Sub-threshold slope for NMOS device.

between the gate and the substrate region and this current conduction is the gate leakage current (Lee, Blaauw, and Sylvester 2004; Elgharbawy and Bayoumi 2005). Gate current is the major part of the total leakage current after the sub-threshold current. The gate current expression is presented in equation 7 (Butzen et al. 2010).

$$I_G = wLA \left(\frac{V_{ox}}{t_{ox}} \right)^2 e^{-\frac{(-B) \left(1 - \sqrt{1 - (V_{ox} - \phi_{ox})} \right)}{V_{ox}/t_{ox}}} \quad (7)$$

$$A = (q)^3 / 16\pi^2 h \phi_{ox} \quad (8)$$

$$B = 4\pi \sqrt{2mox} \sqrt{\phi_{ox}} / 3hq \quad (9)$$

Where, q is the electron charge, h is the $1/2\pi$ X Planck's constant, ϕ_{ox} is the tunnelling barrier height, mox is the effective mass of the tunnelling particle, V_{ox} is the potential across the oxide and t_{ox} is the oxide thickness. Gate current can be minimised by the high- k dielectric material (Wong and Iwai 2006).

There are two reasons for the gate current tunnelling: direct and Fowler-Nordheim. The nature of the tunnelling is dependent on the energy-band diagram of the MOSFET. The difference between them is depicted in Figure 4.

V_{ox} is the potential across the oxide layer and ϕ_{ox} is the tunnelling barrier height. The charge carriers flow through the trapezoidal shape in direct tunnelling while the charge carriers move through the triangular shape of the barrier potential in Fowler-Nordheim tunnelling.

3.6. Hot-carrier current

Sometimes, hot-carrier current (I_H) is associated with the gate current because of the flowing nature. I_H flows between the oxide and the substrate regions due to high electric field across the oxide layer. High electric field provides the sufficient energy to the charge

carriers to cross the barrier potential. The electric field is inversely proportional to the oxide thickness. The oxide thickness is scaled by a scaling factor in nanoscale regime and this process increases the electric field across the oxide. High electric field is solely responsible for the I_H current (Roy, Mukhopadhyay, and Mahmoodi-Meimand 2003). The electrons have the more mobility as compared to holes so, penetrates the oxide region more.

4. Leakage reduction techniques

The necessity of the low power VLSI design is increased more in the nanoscale regime. Leakage reduction techniques are the backbone of the low power VLSI design. The various researchers had worked for the different methodologies to mitigate the leakage current in nanoscale regime. The various abstraction levels are available in the low power VLSI design to deduct the different leakage parts. A circuit level method is the powerful methodology to reduce the leakage current at the cost of the increased number of transistors in a logic circuit. This review paper deals the key circuit level methods in low power VLSI design. The main device parameter is threshold voltage (V_{TH}) to deduct the leakage current at transistor or circuit level method (Butzen et al. 2010). V_{TH} is the function of the different parameters as shown in equation 10.

$$V_{TH} = V_{TH0} + K1 \left[\sqrt{|2\phi_s| + V_{BS}} - \sqrt{|2\phi_s|} \right] - K2V_{BS} + \Delta \quad (10)$$

Where, V_{TH0} is the zero-body bias threshold voltage, $K1$ and $K2$ are the first and second order body bias coefficients, respectively, $2\phi_s$ is the surface potential, V_{BS} is the body to source voltage and Δ shows the small change in the device parameters.

The different key ideas for mitigating the leakage current at circuit level design are briefed in this section. There are broadly three concepts for the leakage




Figure 4. Gate leakage for NMOS (a) direct (b) Fowler-Nordheim tunneling.

reduction at circuit level design in low power VLSI field. These broad concepts are transistors stack, multiple-threshold and body bias. These concepts are directly affecting the V_{TH} of the devices and hence, managing the leakage current. These broad concepts are the basis for the different leakage mitigation methods.

4.1. Transistors stack

Transistors stack is an efficient methodology to control the leakage current during the off-state of the transistors. In this methodology, number of transistors are connected in series configuration and operating in off-state. This type of the transistors arrangement increases the threshold voltage of the off-state transistors. Increment in the threshold voltage mitigates the off-state current and decreases the overall leakage current (Mukhopadhyay et al. 2003; Gu and Elmasry 1996). The logical path is not affected in the on-state of the devices due to the transistors stack. The transistors stack is formed by the extra insertion of the transistors. The extra insertion of the devices produces the issue of large propagation delay and lower drive current. Hence, sizing of the extra inserted devices plays a crucial role to manage these issues. Two transistors stack configuration for the NMOS devices is illustrated in Figure 5.

In Figure 5, V_X is the intermediate node voltage. The value of V_X is small positive due to small drain current. Small amount of V_X voltage changes the effective terminal voltages of the devices. It causes to increase the threshold voltage and hence, minimising the off-state current. The off-state current is the function of the different terminal voltages of the device. The different input combinations produce the different amount of the leakage current. So, it is needed to estimate the leakage for all the input combinations to find out the total off-state current. If the number of inputs are less, then it is not a problem at all, but it is a problem for the large number of inputs. For the large number of inputs, heuristic algorithms are applied to see the least leakage input vector (Gao and Hayes 2006).

4.2. Multiple-Threshold

In a logic circuit, low-threshold device maintains the performance while the high-threshold device cuts the large leakage current. So, multiple-threshold devices are employed in a logic circuit to keep the performance at lower leakage current. This method is commonly used to reduce the leakage current in standby mode of the circuits while keeping the performance in the active mode. In standby mode, devices are on but not in working condition. Hence, leakage power dissipation must be reduced in standby mode to avoid the wastage of the energy. This method is also called sleep

transistor method because high-threshold sleep transistors are used here to put the logic circuits in sleep or standby mode (Paul, Agarwal, and Roy 2006; Belleville et al. 2013). If this method is applied for the CMOS logic, then it is termed as multiple-threshold CMOS (MTCMOS) method. The connections of the sleep transistors in MTCMOS method are provided in Figure 6.

Extra high-threshold or sleep devices are connected in a specific form in MTCMOS method. Sleep transistors are connected either close to power supply or close to ground terminal. A header configuration is the configuration if the sleep transistor is close to the power supply. Similarly, a footer configuration is the configuration if the sleep transistor is close to the ground terminal. Therefore, there are total three arrangements of the multiple-threshold method which are depending on the header and footer configurations. Footer only configuration is widely used because of the low area requirement (Mutoh et al. 1995). Multiple-threshold method is also termed as the power gating method to turn-off the unused logic blocks in a logic circuit (Anis, Areibi, and Elmasry 2003; Johannah, Korah, and Kalavathy 2017).

If the sleep signal (SL) is at logic low, then header transistor will be turned-on while the footer transistor will be turned-off. In case of footer only configuration, the virtual ground voltage (V_{SSV}) is appeared close to the ground terminal. Similarly, if SL is at logic high, then header transistor will be turned-off while the footer transistor will be turned-on. In case of header only configuration, the virtual power supply voltage (V_{DDV}) is appeared close to the power supply. It means actual power rails are disconnected from the logic blocks which shows the large leakage saving in the standby mode.

Ground bounce noise and the wake-up delay are the main issues in the multiple-threshold method when the logic circuit is moving from sleep to active mode or vice versa (Sharma and Pattanaik 2015). A zigzag power gating method is applied to overcome the wake-up delay issue. In zigzag power gating method, two stages are utilised for the implementation of the logic circuits. A general configuration of the zigzag power gating method is provided in Figure 7 (Min, Kawaguchi, and Sakurai 2003; Shin, Paik, and Kim 2009).

4.3. Super cut-off method

Super cut-off method avoids the multiple-threshold devices in a logic circuit. In super cut-off method, leakage current is mitigated by using the single type of the threshold voltage devices. If this method is applied for the CMOS logic then it is termed as super cut-off CMOS (SCCMOS) (Valentian and Beignfe 2008). The idea behind this method is to put




Figure 5. Two NMOS transistors stack.

the transistors in super cut-off state during the standby mode so, weak inversion current can be avoided. For that purpose, the charge pump circuit is utilised at the input of the transistors. Super cut-off state is occurred if the input voltage is less than the ground potential for the NMOS devices or the input voltage is greater than the power supply voltage for the PMOS devices (Kawaguchi, Nose, and Sakurai 2000). The charge pump circuit generates such types of the desired input signals and helps to reduce the large leakage current. The inclusion of the charge pump circuit in a logic block introduces the unwanted setup of the parameters which produces large delay (Amirabadi et al. 2004). This limits the operation of SCCMOS method specially in nanoscale regime. The logical diagram for the SCCMOS method where charge pump circuit is the input of low-threshold PMOS device is shown in Figure 8.

4.4. Threshold method

Dynamic threshold method is a device-based specific configuration. It is based on the body bias concept to minimise the leakage current. In this method, threshold voltage is altered in such a way that it has the different values for the active and standby modes. The threshold voltage of the device must be high in the standby mode and low in the active mode for implementing the low power and high-performance systems. It is abbreviated as DTMOS for the CMOS logic circuits. The gate and the body terminals of the MOSFET are tightly connected in DTMOS method. The implementation of the DTMOS method depends on device level and then researchers can use it at transistor level. DTMOS is established by using the triple well technology (Drake et al. 2003; Roy, Mukhopadhyay, and Mahmoodi-Meimand 2003). An inverter is designed using DTMOS method and shown in Figure 9.

4.5. Dual-threshold method

Low-threshold device manages the performance while the high-threshold device reduces the large leakage current. Therefore, both types of the threshold voltage devices can be utilised to maintain the performance at lower leakage current. MTCMOS is such type of effort but it has the drawback of the different threshold voltage implementation in a logic circuit. Dual-threshold is very effective methodology to overcome the limitations of MTCMOS method and producing the same benefits as MTCMOS has. If dual-threshold method is used for the CMOS logic circuits then it is termed as dual-threshold CMOS (DTCMOS). The operation of the DTCMOS is based on the identification of the critical and non-critical paths in a logic circuit (Paul, Agarwal, and Roy 2006). Critical path is the path where logic is flowing, or devices are in working mode while non-critical path is the path where logic is not flowing, or path is in non-conducting mode. After the identification of the paths, high-threshold is assigned to the devices for the non-critical path while low-threshold is assigned to the devices for the critical path. The input combination can reflect the paths in a logic circuit. No additional transistor is needed in DTCMOS method for the leakage reduction (Kao and Chandrakasan 2000). Transistors stack formation in the non-critical path is responsible to reduce the large leakage current. Few algorithms are developed to get the maximum benefits of DTCMOS method (Ho and Hwang 2004). The threshold voltage assignment for the different paths is depicted in Figure 10.




Figure 6. Multiple-threshold technique (a) with header and footer (b) header only (c) footer only.




Figure 7. General schematic for the zigzag power gating method.

4.6. Threshold method

Variable threshold method is body biased low leakage technique. In variable threshold method, body biasing is managed by the external circuit, which is connected with the body terminal of the MOSFET devices. If variable threshold method is utilised for CMOS logic, then it is termed as variable threshold CMOS (VTCMOS) method. There are the different methodologies in low power VLSI design to control the body biasing. An effective self-body bias circuit is applied in VTCMOS method. The efficiency of the VTCMOS method




Figure 8. Logical diagram for the SCCMOS method.

depends on the self-body bias circuit. Self-body bias is generated externally. External circuit implementation increases the design complexity and area. That limits its operation. The method is illustrated in Figure 11 (Im et al. 2003). The body control circuit is designed at device process level by using the triple well process.

4.7. Control point (CP) insertion method

In CP insertion, the leakage current is controlled by inserting the extra transistors to those logic gates which cause large leakage current. A logic circuit




Figure 9. DTMOS inverter circuit.




Figure 10. Threshold voltage assignment for DTCMOS method.

may consist number of logic gates. Few logic gates produce large leakage as compared to the others (Lin, Lin, and Li 2012). It is a difficult task to check the leakage current of the different logic gates in a logic circuit. So, some gate or transistor level approaches are employed for the calculation of the leakage current for the different logic gates. Leakage current can be minimised up to 70% if accurately select the insertion point (Rahman and Chakrabarti 2005). The insertion of CP increases the area and delay of the logic circuits.

4.8. Leakage feedback method

MTCMOS method introduces the switching issue when the operating mode is switching from standby to active mode or vice versa. The performance of the logic circuits is degraded due to high-threshold sleep




Figure 11. Self-body bias connection in VTCMOS method.

devices during the mode transitions. Leakage feedback method avoids this issue. It contains extra low-threshold devices in parallel to the high-threshold sleep devices. Low-threshold devices maintain the output characteristics during the active mode (Kao and Chandrakasan 2001). The circuit diagram of the leakage feedback method is provided in Figure 12. High-threshold sleep transistors are turned-off during the standby or sleep mode to cut the power rail/s. Extra added low-threshold device/s may be turned-on or turned-off during the modes as per the logic available at the inputs.

4.9. Sleepy stack method

Transistors stack and MTCMOS methods are the two ways to minimise the leakage current. If both the methods are applied in a logic circuit simultaneously then leakage current can be minimised by a large amount. The mixing of the transistors stack and MTCMOS method is termed as sleepy stack. In sleepy stack method, transistors are connected in a particular manner. Four high-threshold devices are additionally connected with the low-threshold circuit. Size of the high-threshold devices can be minimised to save the circuit area. Sleepy stack configuration is shown in Figure 13 (Park and Mooney 2006).

High-threshold sleep transistors are connected in series with the low-threshold circuit and will be turned-off during the standby mode. During the normal operating mode, high-threshold devices will be turned-on to join the path between the power rails. An alternative configuration for the sleepy stack method is depicted in




Figure 12. Transistors arrangement in leakage feedback method.




Figure 13. The configuration of sleepy stack method.

Figure 14 which shows the improvement over the sleepy stack method. This method is termed as dual sleepy stack method (Islam et al. 2010).

4.10. Sleepy keeper method

Four additional transistors are inserted in sleepy keeper method. High-threshold devices are connected in parallel with the low-threshold devices. The logical diagram for the sleepy keeper method is presented in Figure 15. Low-threshold devices are controlled by the output logic. Sleep transistors are in on-state during the normal mode and off-state during the sleep mode. Low-threshold devices in parallel to the high-threshold devices provide the accurate functionality (Kim and Mooney 2006). Extra inserted transistors increase the propagation delay of the logic circuits.

4.11. Leakage control transistor (LECTOR) method

The basic idea behind the LECTOR method is insertion of the two additional transistors in between PUN and PDN of the CMOS logic. These extra transistors are connected in a specific arrangement in CMOS logic. LECTOR has single type threshold voltage devices throughout the logic design. Additional transistors are termed as leakage control transistors




Figure 14. General structure for dual sleepy stack method.




Figure 15. Logical diagram for sleepy keeper method.

(LCTs).LCTs are responsible for the leakage reduction. The logical diagram of the LECTOR method is given in Figure 16 (Hanchate and Ranganathan 2004).

The input terminals of the LCTs are joined with the source terminals of the each other. One LCT always closes to the cut-off state which helps to minimise the leakage current. The configuration of this method generates the distorted output because of the connections of the LCTs. It means noise margin is degraded in LECTOR method.

4.12. VCLEARIT method

VLSI CMOS leakage reduction technique abbreviated as VCLEARIT is the special configuration of the low-threshold and high-threshold devices for a CMOS logic. It is another way to mix the MTCMOS and stacking ideas. Three additional transistors are added in VCLEARIT method. One high-threshold PMOS device is connected in between the PUN and PDN of the CMOS logic. The logical structure of the VCLEARIT method is shown in Figure 17 (Lakshmikanthan and Nez 2007).




Figure 16. Logical diagram of LECTOR method.

M1 and M2 are the low-threshold transistors while M3 is high-threshold sleep transistor. M1 is connected in parallel to the PDN while M2 is connected in parallel to the PUN. These are improving the functionality of the logic circuits. M3 transistor reduces the leakage current during the sleep mode. M3 must be turned-on during the active mode. This method needs an automatic sleep signal generator as per the need of the operating modes.

4.13. Gated leakage transistor (GALEOR)method

Two high-threshold gated leakage transistors (GLTs) are utilised in GALEOR method. The logical diagram of GALEOR method is presented in Figure 18 (Katruie and Kudithipudi 2008). GLTs are attached in between the PUN and PDN of the CMOS logic. The gate and the drain terminals for the GLT are connected together.

GLTs are connected in such a manner that the output level is distorted in GALEOR method (Chun and Chen 2010). Transistors stack is the idea in GALEOR method to minimise the leakage current during the sleep mode.

4.14. Bootstrapping

Bootstrapping is an efficient method to control the leakage current by putting the devices in the super cut-off state. Bootstrapping process boosts the output levels and ideally, it is from $-V_{DD}$ to $2V_{DD}$ where, V_{DD} is the power supply voltage. Bootstrapped circuit can be used as the charge pump circuit for providing the desired input to the devices. A bootstrapped driver circuit is shown in Figure 19 (Sharma and Pattanaik 2014). The output levels in bootstrapping are beyond the ground and power supply levels thus, coupling capacitors are needed for the process.

Body bias idea is used for the leakage current mitigation. Two bootstrap capacitors, C_1 and C_2 are managing the charge from the internal nodes. At node n_4 ,




Figure 17. Logical diagram for VCLEARIT method.

boosted output levels are occurred. $2V_{DD}$ level is achieved at node n_4 with the help of the MN1, MN2, MP2 transistors while $-V_{DD}$ level is obtained with the combination of the MP1 and MN3 transistors. Single threshold type devices are employed for the logic circuits. The input combination affects the charging and discharging of the bootstrap capacitors (Šovčík et al. 2018).

4.15. On/Off logic (ONOFIC)method

The idea to mitigate the leakage current in ONOFIC method is transistors stack. Transistors stack provides the leakage reduction at the cost of delay increment. But, it overcomes the difficulty of the different threshold voltage devices implementation in a logic circuit. An ONOFIC block is additionally inserted in between the output node and PDN of the CMOS logic. ONOFIC block accurately works for the different input combinations and reduces the large leakage current. NMOS and PMOS devices are inside the ONOFIC block. Both are in on-state or off-state simultaneously. The logical diagram of ONOFIC method is depicted in Figure 20 (Sharma, Pattanaik, and Raj 2013).

The working of the ONOFIC block depends on the primary inputs available in PUN and PDN. If the output node voltage is at logic low, then ONOFIC block will be turned-on and passing the output logic to the ground potential. Similarly, if the output node voltage is at logic high, then ONOFIC block will be turned-off and avoids the discharging of the output logic to the ground potential.

4.16. Input dependent (INDEP)method

INDEP method contains two additional transistors between the PUN and PDN of the CMOS logic which are controlled by the primary inputs. Leakage current is the function of the input voltage (Mohammadian et al. 2021). Hence, each input combination has the different amount of the leakage current. If the inputs of the extra inserted transistors are managed effectively for the different primary input combinations, then large leakage can be saved. Transistors stack is the basis of this method. The logical diagram for the INDEP method is given in Figure 21 (Sharma, Pattanaik, and Raj 2014; Sharma, Pattanaik, and Raj 2015). INDEP method is the single type threshold voltage technique throughout the logic circuits. The different types of the configurations in the PUN and PDN affect the inputs of the extra inserted transistors.

4.17. Input vector control (IVC) method

The basis of the IVC method is minimum leakage vector (MLV). The leakage current is the strong function of the input voltage. The different input




Figure 18. Logical diagram for GALEOR method.

combinations produce the different leakage current values. Therefore, MLV is calculated for the different input combinations. The logic circuit is stayed at MLV during the standby mode (Abdollahi, Fallah, and Pedram 2004; Elgharbawy and Bayoumi 2005). It causes the large leakage saving in standby mode. Transistors stack idea is utilised for the leakage saving. Off-state series connected transistors produce less off-

state current (Yuan and Qu 2006). All the input combinations are checked for the leakage current for the calculation of MLV. It is possible only for the small logic circuits having few number of inputs. In case of large circuits, heuristic approaches are applied to find the MLV among the input combinations (Yang, Yu, and Peng 2016; Gulati et al. 2008). Heuristic approach iteratively checked and matched the input combinations with the last computed leakage values.

4.18. Leakage control NMOS transistor (LCNT) method

LCNT method uses two extra NMOS transistors in between the output terminal and the PDN of the CMOS logic. These transistors are connected in series form to mitigate the leakage current. The gate terminals of the extra inserted transistors are connected to the output node. Transistors stack is the basis of LCNT method to reduce the leakage current. The logic diagram for the LCNT method is presented in Figure 22 (Lorenzo and Chaudhury 2017). Extra inserted transistors are called LCTs. LCTs will be turned-on if the output logic is high. Thus, it provides the distorted output.

4.19. Dynamic leakage-suppression logic (DLSL) method

DLSL method consists two additional transistors, one as a header and another as a footer. NMOS device is used as header while PMOS device is used as footer. The gate terminals of these extra inserted transistors are connected to the output node. If the output node is at logic low, then extra added NMOS will be turned-off and PMOS will be turned-on. Logic low at the output terminal depicts that the PDN of the CMOS is passing the logic from the output node to the source terminal of the extra added PMOS device. Similarly, extra added NMOS must be turned-on for the logic high at the output terminal so that power supply will appear at the output node. The leakage current is minimised by the super cut-off feedback mechanism (Lim et al. 2015). The logical diagram for the DLSL method is illustrated in Figure 23. The output swing voltage is degraded in DLSL method because of the locations of the extra added NMOS and PMOS transistors.

4.20. Drain gating method

In drain gating method, two extra sleep transistors are added in the CMOS logic as shown in Figure 24 (Chun and Chen 2010). During the normal operating mode, MP1 and MN1 work normally and provide the accurate output. In case of standby mode, MP1 and MN1 will be turned-off to cut-off the logic path between the power rails. Hence, leakage current reduces by a large




Figure 19. Logical arrangement of a bootstrapped driver circuit.




Figure 20. Logical diagram for ONOFIC method.

amount in standby mode. Sleep signals are inputted for the MP1 and MN1 transistors. Thus, this configuration is requiring a control block for the management of the sleep signals. That limits its operation. Transistors stack is the basic idea behind this method. This method overcomes the limitation of poor output of the LECTOR, GALEOR like methods.

5. Results and discussion

In this section, a comparative analysis is presented among the leakage reduction techniques which are discussed in section 4. A CMOS NAND3 gate is

Figure 21. Logical diagram for INDEP method.

designed and simulated for the different leakage minimisation methods. A logical diagram for NAND3 gate using CMOS logic is depicted in Figure 25.

A CMOS NAND3 gate comprises three NMOS devices in PDN and three PMOS devices in PUN for the three primary inputs. In CMOS NAND3 gate,




Figure 22. Logical diagram for LCNT method.

NMOS devices are connected in series while PMOS devices are connected in parallel as shown in Figure 25. NAND3 gate for the different leakage reduction techniques are designed by following the basic schematic ideas of the techniques as discussed in the section 4 as well as the logical diagram of the CMOS NAND3 gate as shown in Figure 25. The comparison among the methods is concluded for low power (LP) Berkeley Short-channel IGFET Model4 (BSIM4) Predictive Technology Model (PTM) 16 nm technology node using Cadence's tools. The considered channel length for the MOSFET devices is 16 nm. The channel widths of the devices are arranged as per the channel length and these are $2\times$ for the NMOS and $4\times$ for the PMOS devices. The Nominal values for the power supply and the effective oxide thickness are 0.9 V and 1.2 nm respectively at 16 nm




Figure 23. Logical diagram for DLSL method.

technology node. The room temperature is fixed for all the methods. For making a fair comparison among the methods, the identical parameters are assumed if needed for all the methods. The input SPICE netlists are prepared for all the methods and simulated by using Spectre circuit simulator. Leakage power dissipation (PD) and propagation delay are the key parameters specially in nanoscale regime (Kajal and Sharma 2021). Therefore, both the parameters are estimated for all the methods. The balance between them is managed by PDP. So, PDP is also calculated for all the methods. The reliability comparison is done for the PDP parameter. The simulation results for the different leakage reduction techniques are presented in Table 2.

Leakage power dissipation is calculated for all the possible input combinations. So, PD is the addition of the leakage power parts of the different input combinations. Delay is the worst value among the input combinations. PDP is the product of PD and delay values. % saving of PD and \times increase in delay are estimated with respect to the conventional NAND3 gate.




Figure 24. Logical diagram for drain gating method.

From Table 2, it can be observed that all the leakage minimisation methods are reducing the PD by the different amounts at the cost of delay penalty. INDEP method is showing the best PD saving followed by DTCMOS method. INDEP and DTCMOS methods are based on the critical and non-critical paths in a logic circuit. DLSL method is poor leakage saving approach followed by LECTOR method. The transistors




Figure 25. Logical diagram for CMOS NAND3 gate.

connections in these methods are in such a way that transistors are not completely in off-state during the non-active mode.

In prospect of the delay parameter, all the leakage reduction techniques are increasing the propagation delay because of the extra insertion of the transistors and/or the time taken for the identification of the critical and non-critical paths. Ideally, delay value should be as low as possible for the high-speed operations. INDEP method has the lowest increment in the delay parameter followed by IVC method as compared to others. Sleepy stack method produces worst delay value followed by DTMOS method. High-threshold devices in sleepy stack method are increasing the delay value. Body biasing also impacts the delay value if the circuit is not stable.

PDP is the parameter which is treated as figure of merit for the logic circuits in nanoscale regime. The values of PD and delay are rapidly rising in nanoscale regime (Malik and Sharma 2020). PDP balances the trade-off between the leakage power and delay parameters. Lower value of the PDP represents the best trade-off. Table 2 shows the PDP values for the different methods. Some methods have the lower values of the PDP while others have the higher values as compared to the conventional design. It depends on the leakage saving as well as the delay value. PDP also shows the energy efficient nature of the logic circuits. The simulation results show that INDEP is the most energy efficient leakage reduction technique followed by DTCMOS. It is due to the fact that both

Table 2. Simulation results for the different leakage reduction techniques for NAND3 gate.

Method	PD (nW)	Delay (ps)	PDP (aJ)	% saving PD	× increase delay	Uncertainty
Conventional	54.06	144.01	7.79	-	-	0.81
Stacking	30.35	220.72	6.70	43.86	1.53	0.55
MTCMOS	21.21	342.23	7.26	60.77	2.38	0.68
SCCMOS	21.46	334.06	7.17	60.30	2.32	0.67
DTMOS	28.42	351.09	9.98	47.43	2.44	0.81
DTCMOS	9.89	212.36	2.10	81.71	1.47	0.45
VTCMOS	27.83	328.14	9.13	48.52	2.28	0.75
CP insertion	23.32	273.34	6.37	56.86	1.90	0.49
Leakage feedback	33.44	341.11	11.41	38.14	2.37	0.84
Sleepy stack	17.49	361.19	6.32	67.65	2.51	0.76
Sleepy keeper	27.33	338.37	9.25	49.45	2.35	0.80
LECTOR	36.18	261.24	9.45	33.07	1.81	0.64
VCLEARIT	29.14	339.43	9.89	46.10	2.36	0.77
GALEOR	30.51	278.00	8.48	43.56	1.93	0.71
Bootstrapping	24.13	245.30	5.92	55.36	1.70	0.61
ONOFIC	26.78	218.96	5.86	50.46	1.52	0.49
INDEP	5.12	174.32	0.89	90.53	1.21	0.40
IVC	12.73	198.17	2.52	76.45	1.38	0.45
LCNT	27.42	257.22	7.05	49.28	1.79	0.53
DLSL	39.86	283.64	11.31	26.27	1.97	0.71
Drain gating	25.74	302.52	7.79	52.39	2.10	0.55

PD and delay values are effectively controlled in INDEP and DTCMOS methods. Leakage feedback method has the worst value of PDP followed by DLSL method.

The different leakage reduction methods are also compared for the reliability operation for the NAND3 gate. The different variations impact the circuits seriously in nanoscale regime and tilt the characteristics (Kajal and Sharma 2021). Process, voltage and temperature (PVT) variations are considered for the reliability examination. The different parameters such as channel length, channel width, oxide thickness, threshold voltage, power supply and temperature are varied for PVT variations by $\pm 10\%$ from the nominal values to observe the reliability. Reliability is measured in term of statistical uncertainty of the logic circuits. Lower value of the uncertainty shows high reliability.

Statistical uncertainty is the ratio of the standard deviation to mean value (Mushtaq and Sharma 2021). Hence, Monte-Carlo simulations are completed for the 1000 samples to estimate the standard deviation and mean values for the 3σ Gaussian distribution. PDP is the figure of the merit so; uncertainty values are calculated for the PDP parameter. Table 2 represents the uncertainty values for the different leakage reduction techniques for PDP parameter. It can be easily seen from Table 2 that INDEP method is more reliable followed by DTCMOS and IVC methods. It is because of large reduction of the PD with the less penalty of the delay. Reliability of the methods are poor which has less saving of the PD and delay parameters.

6. Conclusion

The importance of the battery driven portable systems is increasing rapidly due to wide applicability in the different domains. High battery backup, high-speed

and small size are the crucial performance parameters to check the effectiveness of the portable systems. The speed and the size of the systems are enhanced by the device scaling. But, device scaling introduces SCEs which cause large leakage power. Hence, trade-off occurs between the performance parameters. This review paper presents the basic ideas of different circuit level leakage reduction techniques. A comparison analysis among the techniques is also performed at 16 nm technology node by considering a CMOS NAND3 gate. Logic circuits are designed and simulated by using Cadence's tools with the help of LP BSIM4 PTM model file for the transistors. The key parameters such as leakage power dissipation, delay, PDP and uncertainty are estimated for the different methods. The comparison analysis is showing that INDEP method performs well as compared to the others in terms of all the performance parameters. Leakage power is saved by 90.53% with a $1.21\times$ delay penalty in INDEP method as compared to the conventional NAND3 gate. INDEP method improves the PDP and the uncertainty values.

Disclosure statement

No potential conflict of interest was reported by the author(s).

Notes on contributor

Vijay Kumar Sharma is associated with the School of Electronics & Communication Engineering, Shri Mata Vaishno Devi University, Katra, India. He has completed his Ph.D. degree from ABV - Indian Institute of Information Technology & Management, Gwalior in 2015. His research interest includes low power VLSI, nano-devices, variability issues and circuit design. He has published more than 55 research papers in reputed journals and conferences.

ORCID

Vijay Kumar Sharma  <http://orcid.org/0000-0001-9620-9404>

References

- Abdollahi, A., F. Fallah, and M. Pedram. 2004. "Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 12 (2): 140–154. doi:10.1109/TVLSI.2003.821546.
- Ahmad, S., M. K. Gupta, N. Alam, and M. Hasan. 2017. "Low Leakage Single Bitline 9 T (Sb9t) Static Random Access Memory." *Microelectronics Journal* 62: 1–11. doi:10.1016/j.mejo.2017.01.011.
- Amirabadi, A., J. Jafari, A. Afzali-Kusha, M. Nourani, and A. Khaki-Firooz (2004). "Leakage Current Reduction by New Technique in Standby Mode". *Proceedings of the 14th ACM Great Lakes Symposium on VLSI*. Boston, MA, USA.
- Anis, M., S. Areibi, and M. Elmasry. 2003. "Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 22 (10): 1324–1342. doi:10.1109/TCAD.2003.818127.
- Belleville, M., O. Thomas, A. Valentian, and F. Clermidy. 2013. "Designing Digital Circuits with Nano-scale Devices: Challenges and Opportunities." *Solid-state Electronics* 84: 38–45. doi:10.1016/j.sse.2013.02.030.
- Bhunia, S., and S. Mukhopadhyay. 2011. *Low-Power Variation-Tolerant Design in Nanometer Silicon*. Springer, New York.
- Bohr, M. T., and I. A. Young. 2017. "CMOS Scaling Trends and Beyond." *IEEE Micro* 37 (6): 20–29. doi:10.1109/MM.2017.4241347.
- Brzozowski, I., and A. Kos. 2008. "A New Approach to Power Estimation and Reduction in CMOS Digital Circuits." *Integration* 41 (2): 219–237. doi:10.1016/j.vlsi.2007.06.003.
- Butzen, P. F., da Rosa Jr, L.S., E. J. D. C. Filho, A. I. Reis, and R. P. Ribas. 2010. "Standby Power Consumption Estimation by Interacting Leakage Current Mechanisms in Nanoscaled CMOS Digital Circuits." *Microelectronics Journal* 41 (4): 247–255.
- Chun, J. W., and C. Y. R. Chen (2010). "A Novel Leakage Power Reduction Technique for CMOS Circuit Design". *International SoC Design Conference*. Seoul, South Korea.
- Dennard, R. H., F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc. 1999. "Design of Ion-implanted MOSFET's with Very Small Physical Dimensions." *Proceedings of the IEEE* 87 (4): 668–678. doi:10.1109/JPROC.1999.752522.
- Drake, A. J., N. Zamdmer, K. J. Nowka, and R. B. Brown (2003). "Analysis of the Impact of Gate Body Signal Phase on DTMOS Inverters in 0.13µm PDSOI". *IEEE international SOI conference*. Newport Beach, CA, USA.
- Ekekwe, N., and R. Etienne-Cummings. 2006. "Power Dissipation Sources and Possible Control Techniques in Ultra-deep Submicron CMOS Technologies." *Microelectronics Journal* 37 (9): 851–860. doi:10.1016/j.mejo.2006.03.008.
- Elgharabawy, W. M., and M. A. Bayoumi. 2005. "Leakage Sources and Possible Solutions in Nanometer CMOS Technologies." *IEEE Circuits and Systems Magazine* 5 (4): 6–17. doi:10.1109/MCAS.2005.1550165.
- Ferain, I., C. A. Colinge, and J. P. Colinge. 2011. "Multigate Transistors as the Future of Classical Metal–oxide–semiconductor Field-effect Transistors." *Nature* 479 (7373): 310–316. doi:10.1038/nature10676.
- Frank, D. J., R. H. Dennard, E. Nowak, P.M. Solomon, Y. Taur, and H.-N. P. Wong. 2001. "Device Scaling Limits of Si MOSFETs and Their Application Dependencies." *Proceedings of the IEEE* 89 (3): 259–288. doi:10.1109/5.915374.
- Gao, F., and J. P. Hayes. 2006. "Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 25 (11): 2564–2571. doi:10.1109/TCAD.2006.875711.
- Gu, R. X., and M. I. Elmasry. 1996. "Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits." *IEEE Journal of Solid-State Circuits* 31 (5): 707–713. doi:10.1109/4.509853.
- Gulati, K., N. Jayakumar, S. P. Khatri, and D. M. H. Walker. 2008. "A Probabilistic Method to Determine the Minimum Leakage Vector for Combinational Designs in the Presence of Random PVT Variations." *Integration* 41 (3): 399–412. doi:10.1016/j.vlsi.2007.10.001.
- Gundu, A. K., and V. Kursun. 2021. "Novel Low Leakage and Energy Efficient Dual-pullup/dual-pulldown Repeater." *Integration* 78: 110–117. doi:10.1016/j.vlsi.2021.02.001.
- Hanchate, N., and N. Ranganathan. 2004. "LECTOR: A Technique for Leakage Reduction in CMOS Circuits." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 12 (2): 196–205. doi:10.1109/TVLSI.2003.821547.
- Ho, Y.-T., and T.-T. Hwang (2004). "Low Power Design Using Dual Threshold Voltage". *Asia and South Pacific Design Automation Conference*.Yohohama, Japan.
- Im, H., T. Inukai, H. Gomyo, T. Hiramoto, and T. Sakurai. 2003. "VTCMOS Characteristics and Its Optimum Conditions Predicted by a Compact Analytical Model." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 11 (5): 755–761. doi:10.1109/TVLSI.2003.814320.
- Islam, M. S., M. S. Nasrin, N. Mansur, and N. Tasneem (2010). "Dual Stack Method: A Novel Approach to Low Leakage and Speed Power Product VLSI Design". *International Conference on Electrical & Computer Engineering*. Dhaka, Bangladesh.
- Johannah, J. J., R. Korah, and M Kalavathy. 2017. "Standby and Dynamic Power Minimization Using Enhanced Hybrid Power Gating Structure for Deep-submicron CMOS VLSI." *Microelectronics Journal* 62: 137–145. doi:10.1016/j.mejo.2017.02.003.
- Kajal, and V. K Sharma. 2021. "A Novel Low Power Technique for FinFET Domino OR Logic." *Journal of Circuits, Systems and Computers* 2150117.
- Kajal, and V. K Sharma. 2021. *Design and Simulation for NBTI Aware Logic Gates*, 1–18. Wireless Personal Communications.
- Kao, J., and A Chandrakasan. (2001). "MTCMOS Sequential Circuits". *Proceedings of the 27th European Solid-State Circuits Conference*. Villach, Austria.

- Kao, J. T., and A. P Chandrakasan. 2000. "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits." *IEEE Journal of Solid-State Circuits* 35 (7): 1009–1018. doi:10.1109/4.848210.
- Katrue, S., and D Kudithipudi. (2008). "GALEOR: Leakage Reduction for CMOS Circuits". *15th IEEE International Conference on Electronics, Circuits and Systems*. St. Julien's, Malta.
- Kawaguchi, H., K. Nose, and T. Sakurai. 2000. "A Super Cut-off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Pico-ampere Stand-by Current." *IEEE Journal of Solid-State Circuits* 35 (10): 1498–1501. doi:10.1109/4.871328.
- Kim, S. H., and V. J. Mooney (2006). "Sleepy Keeper: A New Approach to Low-leakage Power VLSI Design". *IFIP International Conference on Very Large Scale Integration*. Nice, France.
- Kumar, T. S., and S. L. Tripathi. 2021. "Leakage Reduction in 18 Nm FinFET Based 7T SRAM Cell Using Self Controllable Voltage Level Technique." *Wireless Personal Communications* 116 (3): 1837–1847. doi:10.1007/s11277-020-07765-6.
- Kursun, V., and E. G. Friedman. 2006. *Multi-Voltage CMOS Circuit Design*. New York, USA: John Wiley & Sons.
- Lakshminathan, P., and A Nez. 2007. "VCLEARIT: A VLSI CMOS Circuit Leakage Reduction Technique For Nanoscale Technologies." *ACM SIGARCH Computer Architecture News* 35 (5): 10–16. doi:10.1145/1360464.1360471.
- Lee, D., D. Blaauw, and D. Sylvester. 2004. "Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 12 (2): 155–166. doi:10.1109/TVLSI.2003.821553.
- Lim, W., I. Lee, D. Sylvester, and D Blaauw. (2015, February). "8.2 Batteryless Sub-nW Cortex-M0+ Processor with Dynamic Leakage-suppression Logic". In 2015 IEEE International Solid-State Circuits Conference- (ISSCC) Digest of Technical Papers (pp. 1–3). IEEE.
- Lin, C., C. H. Lin, and K. H. Li. 2012. "Leakage and Aging Optimization Using Transmission Gate-based Technique." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 32 (1): 87–99. doi:10.1109/TCAD.2012.2214478.
- Lorenzo, R., and S. Chaudhury. 2017. "LCNT-an Approach to Minimize Leakage Power in CMOS Integrated Circuits." *Microsystem Technologies* 23 (9): 4245–4253. doi:10.1007/s00542-016-2996-y.
- Mahmoud, M. M., and N Soin. 2019. "A Comparative Study of Lifetime Reliability of Planar MOSFET and FinFET Due to BTI for the 16 Nm CMOS Technology Node Based on Reaction-diffusion Model." *Microelectronics Reliability* 97: 53–65. doi:10.1016/j.microrel.2019.03.007.
- Malik, M. A., and V. K. Sharma. 2020. "Design of Low Power DFF with ONOFIC Approach." *Journal of Electrical and Electronics Engineering* 13 (2): 67–72.
- Min, K.-S., H. Kawaguchi, and T. Sakurai (2003). "Zig-zag Super Cut-off CMOS (ZSCCMOS) Block Activation and Self-adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era". *IEEE International Solid-State Circuits Conference*. San Francisco, CA, USA.
- Mohammadian, H., M. B. Tavakolib, F. Setoudeh, and A Horri. 2021. "Introduction of a New Technique for Simultaneous Reduction of the Delay and Leakage Current in Digital Circuits." *Integration* 78: 84–94. doi:10.1016/j.vlsi.2021.01.004.
- Moore, G. E. 1998. "Cramming More Components onto Integrated Circuits." *Proceedings of the IEEE* 86 (1): 82–85. doi:10.1109/JPROC.1998.658762.
- Mukhopadhyay, S., C. Neau, R. T. Cakici, A. Agarwal, C. H. Kim, and K. Roy. 2003. "Gate Leakage Reduction for Scaled Devices Using Transistor Stacking." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 11 (4): 716–730. doi:10.1109/TVLSI.2003.816145.
- Mushtaq, U., and V. K. Sharma. 2021. "Performance Analysis for Reliable nanoscaledFinFET Logic Circuits." *Analog Integrated Circuits and Signal Processing* 107 (3): 671–682. doi:10.1007/s10470-020-01765-z.
- Mutoh, S. I., T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada. 1995. "1-V Power Supply High-speed Digital Circuit Technology with Multithreshold-voltage CMOS." *IEEE Journal of Solid-State Circuits* 30 (8): 847–854. doi:10.1109/4.400426.
- Ning, T. H. 2007. "A Perspective on the Theory of MOSFET Scaling and Its Impact." *IEEE Solid-State Circuits Society Newsletter* 12 (1): 27–30. doi:10.1109/N-SSC.2007.4785538.
- Park, J. C., and V. J. Mooney. 2006. "Sleepy Stack Leakage Reduction." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 14 (11): 1250–1263. doi:10.1109/TVLSI.2006.886398.
- Paul, B. C., A. Agarwal, and K. Roy. 2006. "Low-power Design Techniques for Scaled Technologies." *Integration* 39 (2): 64–89. doi:10.1016/j.vlsi.2005.12.001.
- Rahman, H., and C. Chakrabarti. 2005. "An Efficient Control Point Insertion Technique for Leakage Reduction of Scaled CMOS Circuits." *IEEE Transactions on Circuits and Systems II: Express Briefs* 52 (8): 496–500. doi:10.1109/TCSII.2005.849026.
- Ratnesh, R. K., A. Goel, G. Kaushik, H. Garg, Singh, M. Chandan, and B. Prasad. 2021. "Advancement and Challenges in MOSFET Scaling." *Materials Science in Semiconductor Processing* 134: 106002. doi:10.1016/j.mssp.2021.106002.
- Roy, K., S. Mukhopadhyay, and H. Mahmoodi-Meimand. 2003. "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-submicrometer CMOS Circuits." *Proceedings of the IEEE* 91 (2): 305–327. doi:10.1109/JPROC.2002.808156.
- Sharma, V. K., and M Pattanaik. 2013. "VLSI Scaling Methods and Low Power CMOS Buffer Circuit." *Journal of Semiconductors* 34 (9): 095001. doi:10.1088/1674-4926/34/9/095001.
- Sharma, V. K., and M Pattanaik. 2014. "Techniques for Low Leakage Nanoscale VLSI Circuits: A Comparative Study." *Journal of Circuits, Systems and Computers* 23 (5): 1450061(1–21). doi:10.1142/S0218126614500613.
- Sharma, V. K., and M Pattanaik. 2015. "A Reliable Ground Bounce Noise Reduction Technique for Nanoscale CMOS Circuits." *International Journal of Electronics* 102 (11): 1852–1866. doi:10.1080/00207217.2014.996786.
- Sharma, V. K., and M Pattanaik. 2016. "Design of Low Leakage Variability Aware ONOFIC CMOS Standard Cell Library. *Journal of Circuits, Systems and Computers* 25 (11): 1650134.
- Sharma, V. K., M. Pattanaik, and B. Raj. 2013. "ONOFIC Approach: Low Power High Speed Nanoscale VLSI Circuits Design." *International Journal of Electronics* 101 (1): 61–73. doi:10.1080/00207217.2013.769186.

- Sharma, V. K., M. Pattanaik, and B. Raj. 2014. "PVT Variations Aware Low Leakage INDEP Approach for Nanoscale CMOS Circuits." *Microelectronics Reliability* 54 (1): 90–99. doi:10.1016/j.microrel.2013.09.018.
- Sharma, V. K., M. Pattanaik, and B. Raj. 2015. "INDEP Approach for Leakage Reduction in Nanoscale CMOS Circuits." *International Journal of Electronics* 102 (2): 200–215. doi:10.1080/00207217.2014.896042.
- Shauly, E. N. 2012. "CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations." *Journal of Low Power Electronics and Applications* 2 (1): 1–29. doi:10.3390/jlpea2010001.
- Shin, Y., S. Paik, and H.-O. Kim. 2009. "Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* 28 (3): 327–339. doi:10.1109/TCAD.2009.2012532.
- Šovčík, M., M. Kováč, D. Arbet, V. Stopjaková, and M Potočný. 2018. "Ultra-low-voltage Boosted Driver for Self-powered Systems." *Microelectronics Reliability* 80: 155–163. doi:10.1016/j.microrel.2017.11.006.
- Stork, H. 2007. "It's All about Scale." *IEEE Solid-State Circuits Society Newsletter* 12 (1): 33–35. doi:10.1109/N-SSC.2007.4785540.
- Vaddi, R., S. Dasgupta, and R. P. Agarwal. 2010. "Device and Circuit Co-design Robustness Studies in the Subthreshold Logic for Ultralow-power Applications for 32 Nm CMOS." *IEEE Transactions on Electron Devices* 57 (3): 654–664. doi:10.1109/TED.2009.2039529.
- Valentian, A., and E. Beignfe. 2008. "Automatic Gate Biasing of an SCCMOS Power Switch Achieving Maximum Leakage Reduction and Lowering Leakage Current Variability." *IEEE Journal of Solid-State Circuits* 43 (7): 1688–1698. doi:10.1109/JSSC.2008.922710.
- Wong, H., and H. Iwai. 2006. "On the Scaling Issues and high- κ Replacement of Ultrathin Gate Dielectrics for Nanoscale MOS Transistors." *Microelectronic Engineering* 83 (10): 1867–1904. doi:10.1016/j.mee.2006.01.271.
- Yang, Z., Y. Yu, and X. Peng. 2016. "NBTI-aware Adaptive Minimum Leakage Vector Selection Using a Linear Programming Approach." *Integration, the VLSI Journal* 53 (3): 126–137. doi:10.1016/j.vlsi.2015.12.009.
- Yuan, L., and G. Qu. 2006. "A Combined Gate Replacement and Input Vector Control Approach for Leakage Current Reduction." *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 14 (2): 173–182. doi:10.1109/TVLSI.2005.863747.
- Yuan, X., J.-E. Park, J. Wang, E. Zhao, D. C. Ahlgren, T. Hook, J. Yuan, et al. 2008. "Gate-induced-drain-leakage Current in 45-nm CMOS Technology." *IEEE Transactions on Device and Materials Reliability* 8 (3): 501–508. doi:10.1109/TDMR.2008.2002350.